FDP120N10: N-Channel PowerTrench® MOSFET 100V, 74A, 12mΩ _ BDTIC a Leading Distributor in China

简体中文
English

FDP120N10: N-Channel PowerTrench® MOSFET 100V, 74A, 12mΩ

This N-Channel MOSFET is produced using Fairchild Semiconductor’s PowerTrench® process that has been tailored to minimize the on-state resistance while maintaining superior switching performance.

FDP120N10 Datasheet

Features

R_DS(on) = 9.7 mΩ ( Typ.)@ V_GS = 10V, I_D = 74A
Fast Switching Speed
Low Gate Charge
High Performance Trench Technology for Extremely Low R_DS(on)
High Power and Current Handling Capability
RoHS compliant

**Ordering Code**
Product	Product & Eco Status	Unit Price/1K Order	Packing Method Convention	Package Marking Convention*
FDP120N10	Full Production Green as of Jul 2015 China RoHS	$1.44	TO-220 3L - 4.83 x 10.16 x 8.89mm, RAIL TO-220 3L Drawing Last Update: Nov 2015 TO220-3L, JEDEC VARIATION, PACKING DRAWING Last Update: Oct 2013 TO Tube Packing Drawing Last Update: Sep 2015 TO Vacuum Packing Drawing Last Update: Sep 2015	Line 1$Y (Fairchild logo) &Z (Plant Code) &3 (3-Digit Date Code) &K Line 2FDP Line 3120N10

Application Notes

AN-4163 Shielded Gate PowerTrench® MOSFET Datasheet Explanation Last Update : 23-Oct-2014

AN-9034 Power MOSFET Avalanche Guideline Last Update : 05-Mar-2011

AN-7510 A New PSPICE Subcircuit for the Power MOSFET Featuring Global Temperature Options Last Update : 05-Mar-2011

AN-9010 MOSFET Basics Last Update : 09-Sep-2013

AN-9065 FRFET® in Synchronous Rectification Last Update : 28-Jun-2014

AN-7515 A Combined Single-Pulse and Repetitive UIS Rating System Last Update : 03-Mar-2011

AN-7533 A Revised MOSFET Model With Dynamic Temperature Compensation Last Update : 05-Mar-2011

AN-558 Introduction to Power MOSFETs and their Applications Last Update : 29-Mar-2016

AN-9005 Driving and Layout Design for Fast Switching Super-Junction MOSFETs Last Update : 26-Nov-2014

Datasheet: FDP120N10.pdf














Other: Shielded Gate PowerTrench® MOSFET Datasheet Explanation Last Update : 23-Oct-2014; Introduction to Power MOSFETs and their Applications Last Update : 29-Mar-2016; A New PSPICE Subcircuit for the Power MOSFET Featuring Global Temperature Options Last Update : 05-Mar-2011; A Combined Single-Pulse and Repetitive UIS Rating System Last Update : 03-Mar-2011; A Revised MOSFET Model With Dynamic Temperature Compensation Last Update : 05-Mar-2011; Driving and Layout Design for Fast Switching Super-Junction MOSFETs Last Update : 26-Nov-2014; MOSFET Basics Last Update : 09-Sep-2013; Power MOSFET Avalanche Guideline Last Update : 05-Mar-2011; FRFET® in Synchronous Rectification Last Update : 28-Jun-2014; TO220-3L, JEDEC VARIATION, PACKING DRAWING Last Update: Oct 2013; TO Tube Packing Drawing Last Update: Sep 2015; TO Vacuum Packing Drawing Last Update: Sep 2015; TO-220 3L Drawing Last Update: Nov 2015

©1993 - 2025 BDTIC