74ALVT162821DGG: 2.5 V / 3.3 V 20-bit bus-interface D-type flip-flop, positive-edge trigger with 30 Ohm termination resistors (3-State)
The 74ALVT162821 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive. It is designed for VCC operation at 2.5V or 3.3V with I/O compatibility to 5V.
The 74ALVT162821 has two 10-bit, edge triggered registers, with each register coupled to a 3-State output buffer. The two sections of each register are controlled independently by the clock (nCP) and Output Enable (nOE) control gates.
Each register is fully edge triggered. The state of each D input, one set-up time before the Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output.
The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors.
The active Low Output Enable (nOE) controls all ten 3-State buffers independent of the register operation. When nOE is Low, the data in the register appears at the outputs. When nOE is Highthe outputs are in high impedance "off" state, which means they will neither drive nor load the bus.
The 74ALVT162821 is designed with 30 Ω series resistance in both High and Low output stages. This design reduces the line noise in applications such as memory address drivers, clock drivers and bus receivers/transmitters. The series termination resistors reduce overshoot and undershoot and are ideal for driving memory arrays.
74ALVT162821DGG: Product Block Diagram
Outline 3d SOT364-1
Data Sheets (1)
Application Notes (8)
Brochures (2)
Selector Guides (2)
Package Information (1)
Packing (1)
Supporting Information (1)
IBIS Model
SPICE model
Ordering Information
Product | Status | Family | VCC (V) | Function | Logic switching levels | Description | Output drive capability (mA) | Package version | tpd (ns) | fmax (MHz) | Power dissipation considerations | Tamb (Cel) | Rth(j-a) (K/W) | Ψth(j-top) (K/W) | Rth(j-c) (K/W) | Package name | No of pins |
---|
74ALVT162821DGG | Active | ALVT | 2.3 - 3.6 | D-type flip-flops | TTL | positive-edge trigger (3-state) | +/- 12 | SOT364-1 | 3.2 | 150 | medium | -40~85 | 93 | 21.0 | | TSSOP56 | 56 |
Package Information
Product ID | Package Description | Outline Version | Reflow/Wave Soldering | Packing | Product Status | Part NumberOrdering code(12NC) | Marking | Chemical Content | RoHS / Pb Free / RHF | LeadFree Conversion Date | EFR | IFR(FIT) | MTBF(hour) | MSL | MSL LF |
---|
74ALVT162821DGG | | SOT364-1 | SSOP-TSSOP-VSO-WAVE | Tube in Drypack | Active | 74ALVT162821DGGS
(9352 554 60512) | ALVT162821 | 74ALVT162821DGG | | Always Pb-free | 70.8 | 1.33 | 7.52E8 | 2 | 2 |
Reel 13" Q1/T1 in Drypack | Active | 74ALVT162821DGGY
(9352 554 60518) | ALVT162821 | 74ALVT162821DGG | | Always Pb-free | 70.8 | 1.33 | 7.52E8 | 2 | 2 |