74AUP1G00GF: Low-power 2-input NAND gate
The 74AUP1G00 provides the single 2-input NAND function.
Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V.
This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V.
This device is fully specified for partial Power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.
74AUP1G00GF: Product Block Diagram
Outline 3d SOT891
Data Sheets (1)
Application Notes (2)
Brochures (2)
Selector Guides (2)
Package Information (1)
Packing (1)
Supporting Information (2)
IBIS Model
Ordering Information
Product | Status | Family | Function | VCC (V) | Logic switching levels | Type | Description | Package version | Output drive capability (mA) | tpd (ns) | fmax (MHz) | No of bits | Power dissipation considerations | Tamb (Cel) | Rth(j-a) (K/W) | Ψth(j-top) (K/W) | Rth(j-c) (K/W) | Package name | No of pins |
---|
74AUP1G00GF | Active | AUP | NAND gates | 1.1 - 3.6 | CMOS | NAND gates | single 2-input NAND gate | SOT891 | +/- 1.9 | 8.3 | 70 | 1 | ultra low | -40~125 | 311 | 7.7 | 157 | XSON6 | 6 |
Package Information
Product ID | Package Description | Outline Version | Reflow/Wave Soldering | Packing | Product Status | Part NumberOrdering code(12NC) | Marking | Chemical Content | RoHS / Pb Free / RHF | LeadFree Conversion Date | EFR | IFR(FIT) | MTBF(hour) | MSL | MSL LF |
---|
74AUP1G00GF | | SOT891 | Reflow_Soldering_Profile | Reel 7" Q1/T1, Q3/T4 | Active | 74AUP1G00GF,132
(9352 811 04132) | pA | 74AUP1G00GF | | Always Pb-free | 0.0 | 3.29 | 3.04E8 | 1 | 1 |