MC100LVEL56: Multiplexer, 2:1 Differential, Dual ECL, 3.3 V
The MC100LVEL56 is a dual, fully differential 2:1 multiplexer. The differential data path makes the device ideal for multiplexing low skew clock or other skew sensitive signals. The device features both individual and common select inputs to address both data path and random logic applications. The differential inputs have special circuitry which ensures device stability under open input conditions. When both differential inputs are left open the D input will pull down to VEE. The Dbar input will bias around VCC/2 forcing the Q output LOW. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used, decouple VBB and VCC via a 0.01 5F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBB should be left open.
Features- 440ps Typical Propagation Delays
- Separate and Common Select
- ESD Protection: >2 KV HBM
- The 100 Series Contains Temperature Compensation
- PECL Mode Operating Range: VCC = 3.0 V to 3.8 V with VEE = 0 V
- NECL Mode Operating Range: VCC = 0 V with VEE = -3.0 V to -3.8 V
- Internal Input 75 K ohm Pulldown Resistors
- Q Output will Default LOW with Inputs Open or at VEE
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
- Transistor Count = 147 devices
- Pb-Free Packages are Available
|
Application Notes (15)
Data Sheets (1)
Simulation Models (4)
Package Drawings (1)
Document Title | Document ID/Size | Revision |
---|
SOIC-20 WB | 751D-05 (36.3kB) | H |
Order Information
Product | Status | Compliance | Package | MSL* | Container | Budgetary Price/Unit |
---|
MC100LVEL56DWG | Active | Pb-free
Halide free | SOIC-20W | 751D-05 | 3 | Tube | 38 | Contact BDTIC |
MC100LVEL56DWR2G | Active | Pb-free
Halide free | SOIC-20W | 751D-05 | 3 | Tape and Reel | 1000 | Contact BDTIC |
Specifications
Product | Input/Output Ratio | Channels | Input Level | Output Level | VCC Typ (V) | fMax Typ (MHz) | tJitter Typ (ps) | tskew(OO) Max (ps) | tpd Typ (ns) |
---|
MC100LVEL56DWG | 2:1 | 2 | LVDS
ECL | ECL | 3.3 | 1000 | 1.5 | 80 | 0.44 |
MC100LVEL56DWR2G | 2:1 | 2 | LVDS
ECL | ECL | 3.3 | 1000 | 1.5 | 80 | 0.44 |