MC10E154: ECL 5-Bit 2:1 Mux Latch

The MC10E/100E154 contains five 2:1 multiplexers followed by transparent latches with differential outputs. When both Latch Enables (LEN1, LEN2) are LOW, the latch is transparent, and output data is controlled by the multiplexer select control, SEL. A logic HIGH on either LEN1 or LEN2 (or both) latches the outputs. The Master Reset (MR) overrides all other controls to set the Q outputs LOW.The 100 series contains temperature compensation.

Features
  • 850ps Max. LEN to Output
  • 825ps Max. D to Output
  • Differential Outputs
  • Asynchronous Master Reset
  • Dual Latch-Enables
  • PECL Mode Operating Range: VCC = 4.2 V to 5.7 V with VEE = 0 V
  • NECL Mode Operating Range: VCC = 0 V with VEE = -4.2 V to -5.7 V
  • Internal Input Pulldown Resistors
  • ESD Protection: > 2 kV HBM, > 200 V MM
  • Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
  • Moisture Sensitivity Level 1For Additional Information, see Application Note AND8003/D
  • Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
  • Transistor Count = 237 devices
  • Pb-Free Packages are Available
Application Notes (17)
Document TitleDocument ID/SizeRevisionRevision Date
AC Characteristics of ECL DevicesAND8090/D (896.0kB)1
Clock Generation and Clock and Data Marking and Ordering Information GuideAND8002/D (71kB)12
Clock Management Design Using Low Skew and Low Jitter DevicesTND301/D (205.0kB)0
Designing with PECL (ECL at +5.0 V)AN1406/D (105.0kB)2
ECL Clock Distribution TechniquesAN1405/D (54.0kB)1
ECLinPS and ECLinPS Lite SPICE I/O Modeling KitAN1503/D (120.0kB)6
ECLinPS™ Circuit Performance at Non-Standard VIH LevelsAN1404/D (51.0kB)1
Interfacing Between LVDS and ECLAN1568/D (121.0kB)11
Interfacing with ECLinPSAND8066/D (72kB)3
Metastability and the ECLinPS FamilyAN1504/D (103.0kB)3
Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksAND8001/D (90.0kB)0
Phase Lock Loop General OperationsAND8040/D (64.0kB)3
Storage and Handling of Drypack Surface Mount DeviceAND8003/D (49kB)2Mar, 2016
Termination of ECL Logic DevicesAND8020/D (176.0kB)6
The ECL Translator GuideAN1672/D (142.0kB)12
Thermal Analysis and Reliability of WIRE BONDED ECLAND8072/D (119.0kB)5
Using Wire-OR Ties in ECLInPS™ DesignsAN1650/D (1130.0kB)3
Data Sheets (1)
Document TitleDocument ID/SizeRevisionRevision Date
5V ECL 5-Bit 2:1 Mux LatchMC10E154/D (126.0kB)8
Simulation Models (2)
Document TitleDocument ID/SizeRevisionRevision Date
IBIS Model for mc10e154fn -5.2 VEEMC10E154FN_-52.IBS (13.0kB)3
IBIS Model for mc10e154fn 5.0VMC10E154FN_50.IBS (23.0kB)5
Package Drawings (1)
Document TitleDocument ID/SizeRevision
28 LEAD PLCC776-02 (67.7kB)F
Order Information
ProductStatusCompliancePackageMSL*ContainerBudgetary Price/Unit
MC10E154FNGActivePb-free Halide freePLCC-28776-023Tube37Contact BDTIC
Specifications
ProductInput/Output RatioChannelsInput LevelOutput LevelVCC Typ (V)fMax Typ (MHz)tJitter Typ (ps)tskew(OO) Max (ps)tpd Typ (ns)
MC10E154FNG2:15ECLECL511001500.625
Datasheet
5V ECL 5-Bit 2:1 Mux Latch (126.0kB) MC10E154
Other
28 LEAD PLCC MC10H604
ECLinPS™ Circuit Performance at Non-Standard VIH Levels MC10E195
ECL Clock Distribution Techniques NB100LVEP91
Designing with PECL (ECL at +5.0 V) NB100LVEP91
ECLinPS and ECLinPS Lite SPICE I/O Modeling Kit MC100EP91
Metastability and the ECLinPS Family MC10EPT20
Interfacing Between LVDS and ECL NB100ELT23L
Using Wire-OR Ties in ECLInPS™ Designs MC10H351
The ECL Translator Guide NB100LVEP91
Odd Number Divide By Counters with 50% Outputs and Synchronous Clocks NUP4201
Clock Generation and Clock and Data Marking and Ordering Information Guide NB100LVEP91
Storage and Handling of Drypack Surface Mount Device NB3U23C
Termination of ECL Logic Devices NB100LVEP91
Phase Lock Loop General Operations MC10H604
Interfacing with ECLinPS NB100LVEP91
Thermal Analysis and Reliability of WIRE BONDED ECL NB100LVEP91
AC Characteristics of ECL Devices NB100LVEP91
IBIS Model for mc10e154fn -5.2 VEE MC10E154
IBIS Model for mc10e154fn 5.0V MC10E154
Clock Management Design Using Low Skew and Low Jitter Devices MC10H604