MC74LVX50: Hex Buffer
The MC74LVX50 is an advanced high speed CMOS buffer fabricated with silicon gate CMOS technology. The internal circuit is composed of three stages, including a buffered output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7V, allowing the interface of 5V systems to 3V systems.
Features- High Speed: tPD = 4.1ns (Typ) at VCC = 3.3V
- Low Power Dissipation: ICC = 2µA (Max) at TA = 25°C
- High Noise Immunity: VNIH = VNIL = 28% VCC
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2 V to 3.6 V Operating Range
- Low Noise: VOLP = 0.5 V (Max)
- Pb-Free Packages are Available*
|
Data Sheets (1)
Document Title | Document ID/Size | Revision | Revision Date |
---|
Hex Buffer | MC74LVX50/D (154kB) | 5 | Aug, 2014 |
Package Drawings (2)
Order Information
Product | Status | Compliance | Package | MSL* | Container | Budgetary Price/Unit |
---|
MC74LVX50DG | Active | Pb-free
Halide free | SOIC-14 | 751A-03 | 1 | Tube | 55 | $0.1467 |
MC74LVX50DR2G | Active | Pb-free
Halide free | SOIC-14 | 751A-03 | 1 | Tape and Reel | 2500 | $0.1467 |
MC74LVX50DTG | Active | Pb-free
Halide free | TSSOP-14 | 948G-01 | 1 | Tube | 96 | $0.1467 |
MC74LVX50DTR2G | Active | Pb-free
Halide free | TSSOP-14 | 948G-01 | 1 | Tape and Reel | 2500 | $0.1467 |
Specifications
Product | Channels | Output | VCC Min (V) | VCC Max (V) | tpd Max (ns) | IO Max (mA) |
---|
MC74LVX50DG | 6 | CMOS | 2 | 3.6 | 9.7 | 4 |
MC74LVX50DR2G | 6 | CMOS | 2 | 3.6 | 9.7 | 4 |
MC74LVX50DTG | 6 | CMOS | 2 | 3.6 | 9.7 | 4 |
MC74LVX50DTR2G | 6 | CMOS | 2 | 3.6 | 9.7 | 4 |