NB100LVEP222: Clock / Data Fanout Buffer, 2:1:15 Differential, ÷1 / ÷2, ECL / PECL, 2.5 V / 3.3 V
The NB100LVEP222 is a low skew 2:1:15 differential div 1/div 2 ECL fanout buffer designed with clock distribution in mind. The LVECL/LVPECL input signal pairs can be used in a differential configuration or single-ended (with VBB output reference bypassed and connected to the unused input of a pair). Either of two fully differential clock inputs may be selected. Each of the four output banks of 2, 3, 4, and 6 differential pairs may be independently configured to fanout 1X or 1/2X of the input frequency. When the output banks are configured with the div 1 mode, data can also be distributed. The LVEP222 specifically guarantees low output to output skew. Optimal design, layout, and processing minimize skew within a device and from lot to lot. This device is an improved version of the MC100LVE222 with higher speed capability and reduced skew. The fsel pins and CLK_Sel pin are asynchronous control inputs. Any changes may cause indeterminate output states requiring an MR pulse to resynchronize any 1/2X outputs (See Figure 4). Unused output pairs should be left unterminated (open) to reduce power and switching noise. The NB100LVEP222, as with most ECL devices, can be operated from a positive VCC/VCC0 supply in LVPECL mode. This allows the LVEP222 to be used for high performance clock distribution in 2.5/3.3 V systems. In a PECL environment series or Thevenin line, terminations are typically used as they require no additional power supplies. For more information on using PECL, designers should refer to Application Note AN1406/D. For a SPICE model, refer to Application Note AN1560/D. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended LVPECL input conditions, the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used, decouple VBB and VCC/VCC0 via a 0.01 uF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBB should be left open
Features- 20 ps Output-to-Output Skew
- 85 ps Part-to-Part Skew
- Selectable 1x or 1/2x Frequency Outputs
- LVPECL Mode Operating Range: VCC= 2.375 V to 3.8 V with VEE = 0 V
- NECL Mode Operating Range: VCC = 0 V with VEE = -2.375 V to -3.8 V
- Internal Input Pulldown Resistors
- Performance Upgrade to ON Semiconductor's MC100LVE222
- VBB Output
|
Application Notes (13)
Data Sheets (1)
Package Drawings (2)
Order Information
Product | Status | Compliance | Package | MSL* | Container | Budgetary Price/Unit |
---|
NB100LVEP222FAG | Last Shipments | Pb-free
Halide free | LQFP-52 | 848H-01 | 3 | Tray JEDEC | 160 | |
NB100LVEP222FARG | Last Shipments | Pb-free
Halide free | LQFP-52 | 848H-01 | 3 | Tape and Reel | 1500 | |
NB100LVEP222MNG | Active | Pb-free
Halide free | QFN-52 | 485M | 2 | Tray JEDEC | 260 | Contact BDTIC |
NB100LVEP222MNRG | Active | Pb-free
Halide free | QFN-52 | 485M | 2 | Tape and Reel | 2000 | $7.95 |
Specifications
Product | Type | Channels | Input / Output Ratio | Input Level | Output Level | VCC Typ (V) | tJitterRMS Typ (ps) | tskew(o-o) Max (ps) | tpd Typ (ns) | tR & tF Max (ps) | fmaxClock Typ (MHz) | fmaxData Typ (Mbps) |
---|
NB100LVEP222MNG | Buffer | 1 | 2:1:15 | CML
ECL
LVDS | ECL | 3.3
2.5 | 1 | 20 | 0.875
0.9 | 300 | 1000 | |
NB100LVEP222MNRG | Buffer | 1 | 2:1:15 | ECL
LVDS
CML | ECL | 3.3
2.5 | 1 | 20 | 0.875
0.9 | 300 | 1000 | |