R5F52315CDLA _ BDTIC a Leading Distributor in China

R5F52315CDLA

**DataSheet**
R5F52315CDLA.pdf

**Related Tool**
Part Number	Manufacturer	Production Status
YRTA-HEWRX-1UL	Renesas	MassProduction
YRTA-HEWRX-1U	Renesas	MassProduction
RTE0T0002LKCE00000R	Renesas	MassProduction
R0E000200KCT00	Renesas	MassProduction
R0E000010KCE00	Renesas	MassProduction

**Basic Information**
Product Status	Mass Production
Family	RX
Series	RX200
Group	RX231

**Memory**
Program memory	128 KB Flash memory
RAM	32 KB
Data Flash	8 KB

**CPU (Bit, Clock, DMA, External Bus etc)**
CPU	RXv2 (32-bit)
Max. Frequency	54 MHz
Sub-Clock (32.768 kHz)	YES
On-chip Oscillator Freq.	54
PLL	YES
Real-Time Clock (RTC)	YES
Power-On Reset	YES
Low Voltage Detection	YES
Floating Point Unit	YES
DMA Remarks	DMAC x 4ch, DTC
External Address/Data Bus	YES
External Interrupt Pins	9
I/O Ports	80

**Timers**
8-bit Timers	4 ch
16-bit Timers	17 ch
Watchdog Timers	2 ch
PWM Output	36
3-Phase PWM Output Function	YES

**Analog**
A/D Converters	12-bit x 24 ch
D/A Converters	12-bit x 2 ch

**Interfaces**
USB Ports	1
USB Host	YES
USB Peripheral	YES
USB Remarks	USB Battery Charging Specification Rev 1.2 support
CSIs	7 ch
SPIs	8 ch
UARTs	7 ch
I2Cs	8 ch

**Operating Conditions**
Operating Voltage	1.8 to 5.5 V
Operating Temperature	-40 to 85 ℃ (Ambient Temperature)

**Remarks**
Remarks	Touch key x24ch

**Package**
Pins	100
Terminal pitch (mm)	0.5 mm
Package Type	TFLGA
Dimensions (mm)	5.5x5.5 mm²
Drawing Link	ptlg0100ka_a
Mount pad	fig0013e
Mounting height (mm)[MAX]	1.05 mm
Mass (g) [TYP,]	0.1 g
Renesas code	PTLG0100KA-A (old: 100F0M )
JEITA code	P-TFLGA100-5.5x5.5-0.50
Packing	Tray
Terminal material - Base	Cu alloy
Terminal material - Surface	Ni/Au

**Ordering Information**
Part Number	Production Status	Product Longevity Program (PLP)	1000 Piece Budgetary Price	Remarks	Star Produc	RoHS
R5F52315CDLA#20	Mass Production	-		\| MOQ:\| WRAP_SPEC:Tray\| OTHER_ENV:	false	RoHS

©1993 - 2024 BDTIC