MC100EPT622: Translator, 10-bit LVTTL / LVCMOS to LVPECL
The MC100EPT622 is a 10-Bit LVTTL/LVCMOS to LVPECL translator. Because LVPECL (Positive ECL) levels are used, only +3.3 V and ground are required. The device has an OR-ed enable input which can accept either LVPECL (ENPECL) or TTL/LVCMOS inputs (ENTTL). If the inputs are left open, they will default to the enable state. The device design has been optimized for low channel-to-channel skew.
特性- 450 ps Typical Propogation Delay
- Maximum Frequency > 1.5 GHz Typical
- PECL Mode
- Operating Range: VCC = 3.0 V to 3.8 V with VEE = 0 V
- PNP LVTTL Inputs for Minimal Loading
- Q Outputs Will Default HIGH with Inputs Open
- The 100 Series Contains Temperature Compensation
|
封装
应用注释 (9)
封装图纸 (1)
数据表 (1)
产品订购型号
| 产品 | 状况 | Compliance | 封装 | MSL* | 容器 | 预算价格 (1千个数量的单价） |
|---|
| MC100EPT622FAG | Active | Pb-free
Halide free | LQFP-32 | 联系BDTIC | 2 | Tray JEDEC | 250 | 联系BDTIC |
| MC100EPT622FAR2G | Active | Pb-free
Halide free | LQFP-32 | 联系BDTIC | 2 | Tape and Reel | 2000 | 联系BDTIC |
| MC100EPT622MNG | Active | Pb-free
Halide free | QFN-32 | 488AM | 1 | Tube | 74 | 联系BDTIC |
| MC100EPT622MNR4G | Lifetime | Pb-free
Halide free | QFN-32 | 488AM | 1 | Tape and Reel | 1000 | |
订购产品技术参数
| Product | Channels | Input Level | Output Level | VCC Typ (V) | fMax Typ (MHz) | tpd Typ (ns) | tR & tF Max (ps) |
|---|
| MC100EPT622FAG | 10 | CMOS
TTL | ECL | 3.3 | 1500 | 0.5 | 450 |
| MC100EPT622FAR2G | 10 | CMOS
TTL | ECL | 3.3 | 1500 | 0.5 | 450 |
| MC100EPT622MNG | 10 | TTL
CMOS | ECL | 3.3 | 1500 | 0.5 | 450 |
