SN74S225 16 x 5 异步 FIFO 存储器
This 80-bit active-element memory is a monolithic Schottky-clamped transistor-transistor logic (STTL) array organized as 16 words by 5 bits. A memory system using the SN74S225 easily can be expanded in multiples of 48 words or of 10 bits as shown in Figure 3. The 3-state outputs controlled by a single output-enable (OE\) input make bus connection and multiplexing easy.
A first-in, first-out (FIFO) memory is a storage device that allows data to be written into and read from its array at independent data rates. This FIFO is designed to process data at rates from dc to 10MHz in a bit-parallel format, word by word.
Reading or writing is done independently, utilizing separate asynchronous data clocks. Data can be written into the array on the low-to-high transition of either load-clock (CLKA, CLKB) input
| SN74S225 | |
| Depth | 16 |
| Width | 5 |
| Fmax(MHz) | 10 |
| Sync/Async | A |
| Voltage Nodes(V) | 5 |
| Vcc range(V) | 4.75 to 5.25 |
| Flags Empty | YES |
| Flags Half | YES |
| Flags Full | YES |
| Output Drive(mA) | -6.5/16 |
| Rating | Catalog |
| Technology Family | S |
SN74S225 特性
- Independent Asychronous Inputs and Outputs
- 16 Words by 5 Bits
- DC to 10-MHz Data Rate
- 3-State Outputs
- Packaged in Standard Plastic 300-mil DIPs
SN74S225 芯片订购指南
| 器件 | 状态 | 温度 | 价格（美元） | 封装 | 引脚 | 封装数量 | 封装载体 | 丝印标记 |
| SN74S225J | OBSOLETE | 0 to 70 | CDIP (J) | 20 | |||
| SN74S225N | ACTIVE | 0 to 70 | 4.84 | 1ku | PDIP (N) | 20 | 20 | TUBE | |
| SN74S225N3 | OBSOLETE | 0 to 70 | PDIP (N) | 20 |
SN74S225 质量与无铅数据
| 器件 | 环保计划* | 铅/焊球涂层 | MSL 等级/回流焊峰 | 环保信息与无铅 (Pb-free) | DPPM / MTBF / FIT 率 |
| SN74S225N | Pb-Free (RoHS) | CU NIPDAU | N/A for Pkg Type | SN74S225N | SN74S225N |
SN74S225 应用技术支持与电子电路设计开发资源下载
- SN74S225 数据资料 dataSheet 下载.PDF
- TI 德州仪器特殊逻辑产品选型与价格 . xls
- Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
- Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
- TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
- Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
- CMOS Power Consumption and CPD Calculation (PDF 89 KB)
- Designing With Logic (PDF 186 KB)
- Live Insertion (PDF 150 KB)
- Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
- Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
- HiRel Unitrode Power Management Brochure (PDF 206 KB)
- LOGIC Pocket Data Book (PDF 6001 KB)
- HiRel Unitrode Power Management Brochure (PDF 206 KB)
- Logic Cross-Reference (PDF 2938 KB)
