AZ4052：模拟开关
| Part Number | Data Sheet | SPICE Model | Family | VCC Min (V) | VCC Max (V) | Maximum Switch Leakage (µA) | RON (Typical) (Ω) | RON Flatness Max (Ω) | RON Mismatch Max (Ω) | Switch Enable Time Max @ 5.0V (ns) |
|---|---|---|---|---|---|---|---|---|---|---|
| AZ4052 | AZ4052.pdf | - | CMOS | 3 | 10 | ±2 | 65 | 18 | 6 | 81 |
Description
The AZ4052 is high-speed si-gate CMOS device. The AZ4052 is dual 4-channel analog multiplexer or demultiplexers with common select logic. Each multiplexer has four independent inputs/outputs (pins nY0 to nY3) and a common input/output (pin nZ). The common channel select logics include two digital select inputs (pins S0 and S1) and an active LOW enable input (pin E). When pin E =LOW, one of the four switches is selected (Low-impedance On-state) with pins S0 and S1. When pin E =HIGH, all switches are in the high-impedance Off-state, independent of pins S0 and S1. VCC and GND are the supply voltage pins for the digital control inputs (pins S0, S1 and E). The VCC to GND ranges are 3.0V to 10V. The analog inputs/outputs (pins nY0 to nY3 and nZ) can swing between VCC as a positive limit and VEE as a negative limit. VCC-VEE may not exceed 10V. For operation as a digital multiplexer/demultiplexer, VEE is connected to GND (Typically Ground).
Application
- LCD TV/PDP TV/CRT TV
- 4:1 Multi-channel Signal Selecting
Features
• Wide Operation Voltage: ±5.0V or 10V • Low On-resistance: - 55Ω (Typ.) at VCC-VEE=5V - 40Ω ( Typ.) at VCC-VEE=10V • Ultra Low THD+N: 0.003% @ 10V, 0.008% @ 5.0V • Ultra Low Crosstalk: -120dB • Ultra Low Noise: 6.0μVRMS • Operating Temperature: -40°C to 85°C
订购型号
- AZ4052MTR-G1
SO-16
- AZ4052.pdf AZ4052
