• 简体中文
• English

MAX9176：670MHz, LVDS-to-LVDS and Anything-to-LVDS, 2:1 Multiplexers

The MAX9176/MAX9177 are 670MHz, low-jitter, low-skew, 2:1 multiplexers ideal for protection switching, loopback, and clock distribution. The devices feature ultra-low 68ps peak-to-peak deterministic jitter that ensures reliable operation in high-speed links that are highly sensitive to timing errors. The MAX9176 has fail-safe LVDS inputs and an LVDS output. The MAX9177 has "anything" differential inputs (CML/LVDS/LVPECL) and an LVDS output. The output can be put into high impedance using the power-down input. The MAX9176 features fail-safe circuits that drive the output high when a selected input is open, undriven and shorted, or undriven and terminated. The MAX9177 has bias circuits that force the output high when a selected input is open. The mux select and power-down inputs are compatible with standard LVTTL/LVCMOS logic. The select and power-down inputs tolerate -1V undershoot and VCC + 1V overshoot. The MAX9176/MAX9177 are available in 10-pin µMAX and 10-pin thin QFN packages, and operate from a single 3.3V supply over the -40°C to +85°C temperature range.

Key Features 1.0ps(RMS) Jitter (max) at 670MHz 68ps(P-P) Jitter at 800Mbps Data Rate 3.3V Supply LVDS Fail-Safe Inputs (MAX9176) Anything Inputs (MAX9177) Accept CML/LVDS/LVPECL Select and Power-Down Inputs Tolerate -1.0V and VCC + 1.0V Low-Power CMOS Design 10-Lead µMAX and QFN Packages -40°C to +85°C Operating Temperature Range Conform to ANSI TIA/EIA-644 LVDS Standard IEC 61000-4-2 Level 4 ESD Rating

MAX9176, MAX9177: Functional Diagram Applications/Uses Clock Distribution Loopback Protection Switching

DataSheet

Parametrics

Related Products

• MAX9320：1:2 Differential LVPECL/LVECL/HSTL Clock and Data Drivers

Ordering Information