NB3V8312C: 1-TO-12 LVCMOS/LVTTL

The NB3V8312C is a high performance, low skew LVCMOS fanout buffer which can distribute 12 ultra-low jitter clocks from an LVCMOS/LVTTL input up to 250 MHz. The 12 LVCMOS output pins drive 50Ωseries or parallel terminated transmission lines. The outputs can also be disabled to a high impedance (tri-stated) via the OE input, or enabled when High. The NB3V8312C provides an enable input, CLK_EN pin, which synchronously enables or disables the clock outputs while in the LOW state. Since this input is internally synchronized to the input clock, changing only when the input is LOW, potential output glitching or runt pulse generation is eliminated. Separate VDD core and VDDO output supplies allow the output buffers to operate at the same supply as the VDD (VDD = VDDO) or from a lower supply voltage. Compared to single-supply operation, dual supply operation enables lower power consumption and output-level compatibility. The VDD core supply voltage can be set to 3.3 V, 2.5 V or 1.8 V, while the VDDO output supply voltage can be set to 3.3 V, 2.5 V, or 1.8 V, with the constraint that VDD >/= VDDO.

Features
  • VDD core supply voltage can be set to 3.3 V, 2.5 V or 1.8 V
  • VDDO output supply voltage can be set to 3.3 V, 2.5 V, or 1.8 V, with the constraint that VDD >/= VDDO
  • 250 MHz Maximum Clock Frequency
  • Accepts LVCMOS, LVTTL Clock Inputs
  • 12 LVCMOS Clock Outputs
  • 150 ps Max. Skew Between Outputs
  • Temp. Range 40C to +85C
  • 32pin LQFP and QFN Packages
  • Synchronous Clock Enable
Applications
  • Networking
  • Telecom
  • Storage Area Networks
End Products
  • Servers
  • Routers
  • Switches
Application Notes (6)
Document TitleDocument ID/SizeRevisionRevision Date
Board Level Application Notes for DFN and QFN PackagesAND8211/D (175.0kB)1
Board Mounting Notes for Quad Flat-Pack No-Lead Package (QFN)AND8086/D (40.0kB)0
Clock Generation and Clock and Data Marking and Ordering Information GuideAND8002/D (71kB)12
Phase Noise and Additive Phase Jitter Analysis Using the NB3V8312CAND9151/D (542kB)1
Semiconductor Package Thermal CharacterizationAND8215/D (363.0kB)0
Storage and Handling of Drypack Surface Mount DeviceAND8003/D (49kB)2Mar, 2016
Data Sheets (1)
Document TitleDocument ID/SizeRevisionRevision Date
Ultra-Low Jitter, Low Skew 1:12 LVCMOS/LVTTL Fanout BufferNB3V8312C/D (153kB)1
Simulation Models (1)
Document TitleDocument ID/SizeRevisionRevision Date
NB3V8312C IBIS ModelNB3V8312C.IBS (85kB)0Sep, 2013
Package Drawings (1)
Document TitleDocument ID/SizeRevision
QFN32, 5x5, 0.5P, 3.1x3.1EP488AM (57.4kB)A
Order Information
ProductStatusCompliancePackageMSL*ContainerBudgetary Price/Unit
NB3V8312CFAGActivePb-free Halide freeLQFP-32Contact BDTIC2Tray JEDEC250Contact BDTIC
NB3V8312CFAR2GActivePb-free Halide freeLQFP-32Contact BDTIC2Tape and Reel2000Contact BDTIC
NB3V8312CMNGActivePb-free Halide freeQFN-32488AM1Tube74Contact BDTIC
NB3V8312CMNR4GActivePb-free Halide freeQFN-32488AM1Tape and Reel1000Contact BDTIC
Specifications
ProductTypeChannelsInput / Output RatioInput LevelOutput LevelVCC Typ (V)tJitterRMS Typ (ps)tskew(o-o) Max (ps)tpd Typ (ns)tR & tF Max (ps)fmaxClock Typ (MHz)fmaxData Typ (Mbps)
NB3V8312CFAGBuffer11:12LVTTL LVCMOSLVCMOS1.8 2.5 3.30.031501.5700250
NB3V8312CFAR2GBuffer11:12LVCMOS LVTTLLVCMOS3.3 2.5 1.80.031501.5700250
NB3V8312CMNGBuffer11:12LVCMOS LVTTLLVCMOS3.3 2.5 1.80.031501.5700250
NB3V8312CMNR4GBuffer11:12LVTTL LVCMOSLVCMOS2.5 1.8 3.30.031501.5700250
Ultra-Low Jitter, Low Skew 1:12 LVCMOS/LVTTL Fanout Buffer (153kB) NB3V8312C
Board Level Application Notes for DFN and QFN Packages NB6L56
Board Mounting Notes for Quad Flat-Pack No-Lead Package (QFN) NB100LVEP91
Clock Generation and Clock and Data Marking and Ordering Information Guide NB100LVEP91
Phase Noise and Additive Phase Jitter Analysis Using the NB3V8312C NB3V8312C
Semiconductor Package Thermal Characterization NGTB15N60EG
Storage and Handling of Drypack Surface Mount Device NB3U23C
NB3V8312C IBIS Model NB3V8312C
QFN32, 5x5, 0.5P, 3.1x3.1EP NCN6804