首页 > TI 德州仪器 > 逻辑 > MSI 功能

SN54LS169B 同步 4 位加/减二进制计数器

These synchronous presettable counters feature an internal carry look-ahead for cascading in high speed counting applications. The 'LS169B and 'S169 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple-clock) counters. A buffered clock input triggers the four master-slave flip-flops on the rising (positive-going) edge of the clock waveform.

These counters are fully programmable; that is the outputs may each be preset to either level.

	SN54LS169B
Rating	Military
Technology Family	LS

SN54LS169B 特性

• Programmable Look-Ahead Up/Down Binary Counters
• Fully Synchronous Operation for Counting and Programming
• Internal Look-Ahead for Fast Counting
• Carry Output for n-Bit Cascading
• Fully Independent Clock Circuit

SN54LS169B 芯片订购指南

器件	状态	温度	价格	封装 | 引脚	封装数量 | 封装载体	丝印标记
SN54LS169BJ	ACTIVE	-55 to 125	1.91 | 1ku	CDIP (J) | 16	1 | TUBE
SNJ54LS169BFK	ACTIVE	-55 to 125	17.37 | 1ku	LCCC (FK) | 20	1 | TUBE
SNJ54LS169BJ	ACTIVE	-55 to 125	3.46 | 1ku	CDIP (J) | 16	1 | TUBE
SNJ54LS169BW	ACTIVE	-55 to 125	15.12 | 1ku	CFP (W) | 16	1 | TUBE

SN54LS169B 质量与无铅数据

器件	环保计划*	铅/焊球涂层	MSL 等级/回流焊峰	环保信息与无铅 (Pb-free)	DPPM / MTBF / FIT 率
SN54LS169BJ	TBD	A42	N/A for Pkg Type	SN54LS169BJ	SN54LS169BJ
SNJ54LS169BFK	TBD	POST-PLATE	N/A for Pkg Type	SNJ54LS169BFK	SNJ54LS169BFK
SNJ54LS169BJ	TBD	A42	N/A for Pkg Type	SNJ54LS169BJ	SNJ54LS169BJ
SNJ54LS169BW	TBD	A42	N/A for Pkg Type	SNJ54LS169BW	SNJ54LS169BW

SN54LS169B 应用技术支持与电子电路设计开发资源下载

1. SN54LS169B 数据资料 dataSheet 下载.PDF
2. TI 德州仪器MSI 功能产品选型与价格 . xls
3. Logic Guide 2009 (PDF 4263 KB)
4. Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
5. Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
6. TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
7. Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
8. CMOS Power Consumption and CPD Calculation (PDF 89 KB)
9. Designing With Logic (PDF 186 KB)
10. Live Insertion (PDF 150 KB)
11. Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
12. Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
13. HiRel Unitrode Power Management Brochure (PDF 206 KB)
14. LOGIC Pocket Data Book (PDF 6001 KB)
15. HiRel Unitrode Power Management Brochure (PDF 206 KB)
16. Logic Cross-Reference (PDF 2938 KB)