Each of these monolithic circuits contains eight master-slave flip-flops and additional gating to implement two individual four-bit counters in a single package. The '390 and 'LS390 incorporate dual divide-by-two and divide-by-five counters, which can be used to implement cycle lengths equal to any whole and/or cumulative multiples of 2 and/or 5 up to divide-by-100. When connected as a bi-quinary counter, the separate divide-by-two circuit can be used to provide symmetry (a square wave) at the final output stage. The '393 and 'LS393 each comprise two independent four-bit binary counters each having a clear and a clock input. N-bit binary counters can be implemented with each package providing the capability of divide-by-256.
SN54LS390 | |
Rating | Military |
Technology Family | LS |
器件 | 状态 | 温度 | 价格 | 封装 | 引脚 | 封装数量 | 封装载体 | 丝印标记 |
SN54LS390J | ACTIVE | -55 to 125 | 4.34 | 1ku | CDIP (J) | 16 | 1 | TUBE | |
SNJ54LS390FK | ACTIVE | -55 to 125 | 14.61 | 1ku | LCCC (FK) | 20 | 1 | TUBE | |
SNJ54LS390J | ACTIVE | -55 to 125 | 5.13 | 1ku | CDIP (J) | 16 | 1 | TUBE | |
SNJ54LS390W | ACTIVE | -55 to 125 | 14.61 | 1ku | CFP (W) | 16 | 1 | TUBE |
器件 | 环保计划* | 铅/焊球涂层 | MSL 等级/回流焊峰 | 环保信息与无铅 (Pb-free) | DPPM / MTBF / FIT 率 |
SN54LS390E | TBD | A42 | N/A for Pkg Type | SN54LS390E | SN54LS390E |
SN54LS390EE4 | TBD | POST-PLATE | N/A for Pkg Type | SN54LS390EE4 | SN54LS390EE4 |
SN54LS390NSR | TBD | A42 | N/A for Pkg Type | SN54LS390NSR | SN54LS390NSR |
SN54LS390NSRE4 | TBD | A42 | N/A for Pkg Type | SN54LS390NSRE4 | SN54LS390NSRE4 |