CD74HC4017 具有 10 个解码输出的高速 CMOS 逻辑十进制计数器/除法器
The CD74HC4017 is a high-speed silicon-gate CMOS 5-stage Johnson counter with ten decoded outputs. Each decoded output normally is low and sequentially goes high on the low-to-high transition of the clock (CP) input. Each output stays high for one clock period of the ten-clock-period cycle. The terminal count (TC) output transitions low to high after output ten (9) goes low, and can be used in conjunction with the clock enable (CE\) input to cascade several stages. CE\ disables counting when in the high state. The master reset (MR) input, when taken high, sets all the decoded outputs, except 0, to low.
The CD74HC4017 is characterized for operation over the full military temperature range of -55°C to 125°C
| CD74HC4017 | |
| Rating | Catalog |
| Technology Family | HC |
CD74HC4017 特性
- 2-V to 6-V Operation
- Fully Static Operation
- Buffered Inputs
- Common Reset
- Positive-Edge Clocking
- Balanced Propagation Delay and Transition Times
- High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5 V
- Packaged in Ceramic (F) DIP Package and Also Available in Chip Form (H)
CD74HC4017 芯片订购指南
| 器件 | 状态 | 温度 | 价格 | 封装 | 引脚 | 封装数量 | 封装载体 | 丝印标记 |
| CD74HC4017E | ACTIVE | -55 to 125 | 0.34 | 1ku | PDIP (N) | 16 | 25 | TUBE | |
| CD74HC4017EE4 | ACTIVE | -55 to 125 | 0.34 | 1ku | PDIP (N) | 16 | 25 | TUBE | |
| CD74HC4017M | ACTIVE | -55 to 125 | 0.37 | 1ku | SOIC (D) | 16 | 40 | TUBE | |
| CD74HC4017M96 | ACTIVE | -55 to 125 | 0.31 | 1ku | SOIC (D) | 16 | 2500 | LARGE T&R | |
| CD74HC4017M96E4 | ACTIVE | -55 to 125 | 0.31 | 1ku | SOIC (D) | 16 | 2500 | LARGE T&R | |
| CD74HC4017M96G4 | ACTIVE | -55 to 125 | 0.31 | 1ku | SOIC (D) | 16 | 2500 | LARGE T&R | |
| CD74HC4017ME4 | ACTIVE | -55 to 125 | 0.37 | 1ku | SOIC (D) | 16 | 40 | TUBE | |
| CD74HC4017MG4 | ACTIVE | -55 to 125 | 0.37 | 1ku | SOIC (D) | 16 | 40 | TUBE |
CD74HC4017 质量与无铅数据
| 器件 | 环保计划* | 铅/焊球涂层 | MSL 等级/回流焊峰 | 环保信息与无铅 (Pb-free) | DPPM / MTBF / FIT 率 |
| CD74HC4017E | Pb-Free (RoHS) | CU NIPDAU | N/A for Pkg Type | CD74HC4017E | CD74HC4017E |
| CD74HC4017EE4 | Pb-Free (RoHS) | CU NIPDAU | N/A for Pkg Type | CD74HC4017EE4 | CD74HC4017EE4 |
| CD74HC4017M | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | CD74HC4017M | CD74HC4017M |
| CD74HC4017M96 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | CD74HC4017M96 | CD74HC4017M96 |
| CD74HC4017M96E4 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | CD74HC4017M96E4 | CD74HC4017M96E4 |
| CD74HC4017M96G4 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | CD74HC4017M96G4 | CD74HC4017M96G4 |
| CD74HC4017ME4 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | CD74HC4017ME4 | CD74HC4017ME4 |
| CD74HC4017MG4 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | CD74HC4017MG4 | CD74HC4017MG4 |
CD74HC4017 应用技术支持与电子电路设计开发资源下载
- CD74HC4017 数据资料 dataSheet 下载.PDF
- TI 德州仪器MSI 功能产品选型与价格 . xls
- Logic Guide 2009 (PDF 4263 KB)
- Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
- Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
- TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
- Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
- CMOS Power Consumption and CPD Calculation (PDF 89 KB)
- Designing With Logic (PDF 186 KB)
- Live Insertion (PDF 150 KB)
- Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
- Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
- HiRel Unitrode Power Management Brochure (PDF 206 KB)
- LOGIC Pocket Data Book (PDF 6001 KB)
- HiRel Unitrode Power Management Brochure (PDF 206 KB)
- Logic Cross-Reference (PDF 2938 KB)
