SN74ACT2235-25 1024 x 9 x 2 双向异步 FIFO 存储器
A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT2235 is arranged as two 1024 × 9-bit FIFOs for high speed and fast access times. It processes data at rates up to 50 MHz, with access times of 25 ns in a bit-parallel format.
The SN74ACT2235 consists of bus-transceiver circuits, two 1024 × 9-bit FIFOs, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal FIFO memories. Enable (GAB and GBA) inputs are provided to control the transceiver functions. The select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data
|
SN74ACT2235-20 |
SN74ACT2235-25 |
SN74ACT2235-30 |
SN74ACT2235-35 |
SN74ACT2235-40 |
SN74ACT2235-45 |
SN74ACT2235-50 |
SN74ACT2235-55 |
SN74ACT2235-60 |
SN74ACT2235-65 |
SN74ACT2235-70 |
SN74ACT2235-75 |
SN74ACT2235-80 |
| Depth |
1024 |
1024 |
1024 |
1024 |
1024 |
1024 |
1024 |
1024 |
1024 |
1024 |
1024 |
1024 |
1024 |
| Width |
9 |
9 |
9 |
9 |
9 |
9 |
9 |
9 |
9 |
9 |
9 |
9 |
9 |
| Fmax(MHz) |
50 |
50 |
33 |
33 |
25 |
25 |
25 |
25 |
16.7 |
16.7 |
16.7 |
16.7 |
16.7 |
| Sync/Async |
A |
A |
A |
A |
A |
A |
A |
A |
A |
A |
A |
A |
A |
| Voltage Nodes(V) |
5 |
5 |
5 |
5 |
5 |
5 |
5 |
5 |
5 |
5 |
5 |
5 |
5 |
| Vcc range(V) |
4.5 to 5.5 |
4.5 to 5.5 |
4.5 to 5.5 |
4.5 to 5.5 |
4.5 to 5.5 |
4.5 to 5.5 |
4.5 to 5.5 |
4.5 to 5.5 |
4.5 to 5.5 |
4.5 to 5.5 |
4.5 to 5.5 |
4.5 to 5.5 |
4.5 to 5.5 |
| Flags Empty |
YES |
YES |
YES |
YES |
YES |
YES |
YES |
YES |
YES |
YES |
YES |
YES |
YES |
| Flags Half |
YES |
YES |
YES |
YES |
YES |
YES |
YES |
YES |
YES |
YES |
YES |
YES |
YES |
| Flags Full |
YES |
YES |
YES |
YES |
YES |
YES |
YES |
YES |
YES |
YES |
YES |
YES |
YES |
| Output Drive(mA) |
-8/16 |
-8/16 |
-8/16 |
-8/16 |
-8/16 |
-8/16 |
-8/16 |
-8/16 |
-8/16 |
-8/16 |
-8/16 |
-8/16 |
-8/16 |
| Rating |
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
| Technology Family |
ACT |
ACT |
ACT |
ACT |
ACT |
ACT |
ACT |
ACT |
ACT |
ACT |
ACT |
ACT |
ACT |
SN74ACT2235-25 特性
- Independent Asynchronous Inputs and Outputs
- Low-Power Advanced CMOS Technology
- Bidirectional
- Dual 1024 by 9 Bits
- Programmable Almost-Full/Almost-Empty Flag
- Empty, Full, and Half-Full Flags
- Access Times of 25 ns With a 50-pF Load
- Data Rates up to 50 MHz
- Fall-Through Times of 22 ns Maximum
- High Output Drive for Direct Bus Interface
- Package Options Include 44-Pin Plastic Leaded Chip Carriers (FN) and 64-Pin Thin Quad Flat (PAG, PM) Packages
SN74ACT2235-25 芯片订购指南
SN74ACT2235-25 质量与无铅数据
| 器件 |
环保计划* |
铅/焊球涂层 |
MSL 等级/回流焊峰 |
环保信息与无铅 (Pb-free) |
DPPM / MTBF / FIT 率 |
| SN74ACT2235-20FN |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-3-260C-168 HR |
SN74ACT2235-20FN |
SN74ACT2235-20FN |
| SN74ACT2235-20PAG |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-3-260C-168 HR |
SN74ACT2235-20PAG |
SN74ACT2235-20PAG |
| SN74ACT2235-30PAG |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-3-260C-168 HR |
SN74ACT2235-30PAG |
SN74ACT2235-30PAG |
| SN74ACT2235-40FN |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-3-260C-168 HR |
SN74ACT2235-40FN |
SN74ACT2235-40FN |
| SN74ACT2235-40PAG |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-3-260C-168 HR |
SN74ACT2235-40PAG |
SN74ACT2235-40PAG |
| SN74ACT2235-60FN |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-3-260C-168 HR |
SN74ACT2235-60FN |
SN74ACT2235-60FN |
| SN74ACT2235-60PAG |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-3-260C-168 HR |
SN74ACT2235-60PAG |
SN74ACT2235-60PAG |
SN74ACT2235-25 应用技术支持与电子电路设计开发资源下载
- SN74ACT2235-25 数据资料 dataSheet 下载.PDF
- TI 德州仪器特殊逻辑产品选型与价格 . xls
- Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
- Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
- TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
- Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
- CMOS Power Consumption and CPD Calculation (PDF 89 KB)
- Designing With Logic (PDF 186 KB)
- Live Insertion (PDF 150 KB)
- Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
- Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
- HiRel Unitrode Power Management Brochure (PDF 206 KB)
- LOGIC Pocket Data Book (PDF 6001 KB)
- HiRel Unitrode Power Management Brochure (PDF 206 KB)
- Logic Cross-Reference (PDF 2938 KB)
