SN74ALS569A 具有三态输出的同步 4 位加/减二进制计数器

The SN74ALS568A decade counter and ´ALS569A binary counters are programmable, count up or down, and offer both synchronous and asynchronous clearing. All synchronous functions are executed on the positive-going edge of the clock (CLK) input.

The clear function is initiated by applying a low level to either asynchronous clear (ACLR\) or synchronous clear (SCLR\). Asynchronous (direct) clearing overrides all other functions of the device, while synchronous clearing overrides only the other synchronous functions. Data is loaded from the A, B, C, and D inputs by holding load () low during a positive-going clock transition. The counting function is enabled only when enable P (ENP\) and enable T (ENT\) are low and ACLR\, SCLR\, and are high

SN74ALS569A
Rating Catalog  
Technology Family ALS
SN74ALS569A 特性
SN74ALS569A 芯片订购指南
器件 状态 温度 价格 封装 | 引脚 封装数量 | 封装载体 丝印标记
SN74ALS569ADWR ACTIVE 0 to 70 3.55 | 1ku SOIC (DW) | 20 2000 | LARGE T&R  
SN74ALS569ADWRE4 ACTIVE 0 to 70 3.55 | 1ku SOIC (DW) | 20 2000 | LARGE T&R  
SN74ALS569ADWRG4 ACTIVE 0 to 70 3.55 | 1ku SOIC (DW) | 20 2000 | LARGE T&R  
SN74ALS569AN ACTIVE 0 to 70 3.90 | 1ku PDIP (N) | 20 20 | TUBE  
SN74ALS569ANE4 ACTIVE 0 to 70 3.90 | 1ku PDIP (N) | 20 20 | TUBE  
SN74ALS569A 质量与无铅数据
器件 环保计划* 铅/焊球涂层 MSL 等级/回流焊峰 环保信息与无铅 (Pb-free) DPPM / MTBF / FIT 率
SN74ALS569ADWR Green (RoHS & no Sb/Br)  CU NIPDAU  Level-1-260C-UNLIM SN74ALS569ADWR SN74ALS569ADWR
SN74ALS569ADWRE4 Green (RoHS & no Sb/Br)  CU NIPDAU  Level-1-260C-UNLIM SN74ALS569ADWRE4 SN74ALS569ADWRE4
SN74ALS569ADWRG4 Green (RoHS & no Sb/Br)  CU NIPDAU  Level-1-260C-UNLIM SN74ALS569ADWRG4 SN74ALS569ADWRG4
SN74ALS569AN Pb-Free (RoHS)  CU NIPDAU  N/A for Pkg Type SN74ALS569AN SN74ALS569AN
SN74ALS569ANE4 Pb-Free (RoHS)  CU NIPDAU  N/A for Pkg Type SN74ALS569ANE4 SN74ALS569ANE4
SN74ALS569A 应用技术支持与电子电路设计开发资源下载
  1. SN74ALS569A 数据资料 dataSheet 下载.PDF
  2. TI 德州仪器MSI 功能产品选型与价格 . xls
  3. Logic Guide 2009 (PDF 4263 KB)
  4. Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
  5. Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
  6. TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
  7. Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
  8. CMOS Power Consumption and CPD Calculation (PDF 89 KB)
  9. Designing With Logic (PDF 186 KB)
  10. Live Insertion (PDF 150 KB)
  11. Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
  12. Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
  13. HiRel Unitrode Power Management Brochure (PDF 206 KB)
  14. LOGIC Pocket Data Book (PDF 6001 KB)
  15. HiRel Unitrode Power Management Brochure (PDF 206 KB)
  16. Logic Cross-Reference (PDF 2938 KB)