ABT7819A-30 512 x 18 x 2 时钟控制的双向先入先出存储器
A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ABT7819A is a high-speed, low-power, BiCMOS, bidirectional, clocked FIFO memory. Two independent 512 × 18 dual-port SRAM FIFOs (FIFOA, FIFOB) on the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions, a half-full flag, and a programmable almost-full/almost-empty flag.
The SN74ABT7819A is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident.
| ABT7819A-30 | |
| Depth | 512 |
| Width | 18 |
| Sync/Async | S |
| Voltage Nodes(V) | 5 |
| Vcc range(V) | 4.5 to 5.5 |
| Flags Empty | YES |
| Flags Full | YES |
| Flags Half | YES |
| Technology Family | ABT |
| Output Drive(mA) | -12/24 |
| Rating | Catalog |
ABT7819A-30 特性
- Member of the Texas Instruments Widebus™ Family
- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Read and Write Operations Synchronized to Independent System Clocks
- Two Separate 512 × 18 Clocked FIFOs Buffering Data in Opposite Directions
- IRA and ORA Synchronized to CLKA
- IRB and ORB Synchronized to CLKB
- Microprocessor Interface Control Logic
- Programmable Almost-Full/Almost-Empty Flag
- Fast Access Times of 9 ns With a 50-pF Load and Simultaneous Switching Data Outputs
- Data Rates up to 100 MHz
- Advanced BiCMOS Technology
- Package Options Include 80-Pin Plastic Quad Flatpack (PH) and 80-Pin Thin Plastic Quad Flatpack (PN)
ABT7819A-30 应用技术支持与电子电路设计开发资源下载
- ABT7819A-30 数据资料 dataSheet 下载.PDF
- TI 德州仪器特殊逻辑产品选型与价格 . xls
- Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
- Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
- TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
- Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
- CMOS Power Consumption and CPD Calculation (PDF 89 KB)
- Designing With Logic (PDF 186 KB)
- Live Insertion (PDF 150 KB)
- Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
- Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
- HiRel Unitrode Power Management Brochure (PDF 206 KB)
- LOGIC Pocket Data Book (PDF 6001 KB)
- HiRel Unitrode Power Management Brochure (PDF 206 KB)
- Logic Cross-Reference (PDF 2938 KB)
