CD4029B CMOS 可预设置的加/减计数器
CD4029B consists of a four-stage binary or BCD-decade up/down counter with provisions for look-ahead carry in both counting modes. The inputs consist of a single CLOCK, CARRY-IN\ (CLOCK ENABLE\), BINARY/DECADE, UP/DOWN, PRESET ENABLE, and four individual JAN signals, Q1, Q2, Q3, Q4 and a CARRY OUT\ signal are provided as outputs.
A high PRESET ENABLE signal allows information on the JAM INPUTS to preset the counter to any state asynchronously with the clock. A low on each JAM line, when the PRESET-ENABLE signal is high, resets the counter to its zero count. The counter is advanced one count at the positive transition of the clock when the CARRY-IN\ and PRESET ENALBE signals are low. Advancement is inhibited when the CARRY-IN\ or PRESET ENABLE signals are high
|
CD4029B |
| Voltage Nodes(V) |
5, 10, 15 |
| Vcc range(V) |
3.0 to 18.0 |
| Input Level |
CMOS |
| Output Level |
CMOS |
| Rating |
Catalog |
| Technology Family |
CD4000 |
CD4029B 特性
- Medium-speed operation… 8 MHz (typ.) @ CL = 50 pF and VDD–VSS = 10 V
- Multi-package parallel clocking for synchronous high speed output response or ripple clocking for slow clock input rise and fall times
- "Preset Enable" and individual "Jam" inputs provided
- Binary or decade up/down counting
- BCD outputs in decade mode
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =
1 V at VDD = 5 V
2 V at VDD = 10 V
2.5 V at VDD = 15 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ’B’ Series CMOS Devices"
- Applications:
- Programmable binary and decade counting/frequency synthesizers-BCD output
- Analog to digital and digital to analog conversion
- Up/Down binary counting
- Magnitude and sign generation
- Up/Down decade counting
- Difference counting
CD4029B 芯片订购指南
| 器件 |
状态 |
温度 |
价格 |
封装 | 引脚 |
封装数量 | 封装载体 |
丝印标记 |
| CD4029BE |
ACTIVE |
-55 to 125 |
1.20 | 1ku |
PDIP (N) | 16 |
25 | TUBE |
|
| CD4029BEE4 |
ACTIVE |
-55 to 125 |
1.20 | 1ku |
PDIP (N) | 16 |
25 | TUBE |
|
| CD4029BNSR |
ACTIVE |
-55 to 125 |
1.15 | 1ku |
SO (NS) | 16 |
2000 | LARGE T&R |
|
| CD4029BNSRE4 |
ACTIVE |
-55 to 125 |
1.15 | 1ku |
SO (NS) | 16 |
2000 | LARGE T&R |
|
| CD4029BNSRG4 |
ACTIVE |
-55 to 125 |
1.15 | 1ku |
SO (NS) | 16 |
2000 | LARGE T&R |
|
| CD4029BPW |
ACTIVE |
-55 to 125 |
1.20 | 1ku |
TSSOP (PW) | 16 |
90 | TUBE |
|
| CD4029BPWE4 |
ACTIVE |
-55 to 125 |
1.20 | 1ku |
TSSOP (PW) | 16 |
90 | TUBE |
|
| CD4029BPWG4 |
ACTIVE |
-55 to 125 |
1.20 | 1ku |
TSSOP (PW) | 16 |
90 | TUBE |
|
CD4029B 质量与无铅数据
| 器件 |
环保计划* |
铅/焊球涂层 |
MSL 等级/回流焊峰 |
环保信息与无铅 (Pb-free) |
DPPM / MTBF / FIT 率 |
| CD4029BE |
Pb-Free (RoHS) |
CU NIPDAU |
N/A for Pkg Type |
CD4029BE |
CD4029BE |
| CD4029BEE4 |
Pb-Free (RoHS) |
CU NIPDAU |
N/A for Pkg Type |
CD4029BEE4 |
CD4029BEE4 |
| CD4029BNSR |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD4029BNSR |
CD4029BNSR |
| CD4029BNSRE4 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD4029BNSRE4 |
CD4029BNSRE4 |
| CD4029BNSRG4 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD4029BNSRG4 |
CD4029BNSRG4 |
| CD4029BPW |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD4029BPW |
CD4029BPW |
| CD4029BPWE4 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD4029BPWE4 |
CD4029BPWE4 |
| CD4029BPWG4 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-1-260C-UNLIM |
CD4029BPWG4 |
CD4029BPWG4 |
CD4029B 应用技术支持与电子电路设计开发资源下载
- CD4029B 数据资料 dataSheet 下载.PDF
- TI 德州仪器MSI 功能产品选型与价格 . xls
- Logic Guide 2009 (PDF 4263 KB)
- Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
- Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
- TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
- Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
- CMOS Power Consumption and CPD Calculation (PDF 89 KB)
- Designing With Logic (PDF 186 KB)
- Live Insertion (PDF 150 KB)
- Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
- Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
- HiRel Unitrode Power Management Brochure (PDF 206 KB)
- LOGIC Pocket Data Book (PDF 6001 KB)
- HiRel Unitrode Power Management Brochure (PDF 206 KB)
- Logic Cross-Reference (PDF 2938 KB)
