The TPS3619 and TPS3620 families of supervisory circuits monitor and control processor activity by providing backup-battery switchover for data retention of CMOS RAM.
During power on, RESET is asserted when the supply voltage (VDD or VBAT) becomes higher than 1.1 V. Thereafter, the supply voltage supervisor monitors VDD and keeps RESET output active as long as VDD remains below the threshold voltage (VIT). An internal timer delays the return of the output to the inactive state (high) to ensure proper system reset. The delay time starts after VDD has risen above VIT. When the supply voltage drops below VIT, the output becomes active (low) again.
The product spectrum is designed for supply voltages of 3.
| TPS3620-33-EP | |
| # of supplies monitored | 1 |
| Iq (Typ) (uA) | 15 |
| Output Driver Type / Reset Output | Active-low, Push-pull |
| Reset Threshold Accuracy (%) | 2 |
| Time Delay (ms) | 100 |
| VCC (Min) (V) | 1.65 |
| VCC (Max) (V) | 5.5 |
| Threshold Voltage 1 (typ) (Typ) (V) | 2.93 |
| Threshold Voltage 2 (typ) (Typ) (V) | Adjustable |
| Monitored Voltage 1 (typ) (Nom) (V) | 3.3 |
| Monitored Voltage 2 (typ) (Nom) (V) | Adjustable |
| Pin/Package | 8MSOP |
| Rating | HiRel Enhanced Product |
| 器件 | 状态 | 温度 (oC) | 价格（美元） | 封装 | 引脚 | 封装数量 | 封装载体 | 丝印标记 |
| TPS3620-33MDGKREP | ACTIVE | -55 to 125 | 3.55 | 100u | MSOP (DGK) | 8 | 2500 | LARGE T&R | |
| TPS3620-33MDGKTEP | ACTIVE | -55 to 125 | 3.55 | 100u | MSOP (DGK) | 8 | 250 | SMALL T&R | |
| V62/06670-03XE | ACTIVE | -55 to 125 | 3.55 | 100u | MSOP (DGK) | 8 | 2500 | LARGE T&R |
| 器件 | 环保计划* | 铅/焊球涂层 | MSL 等级/回流焊峰 | 环保信息与无铅 (Pb-free) | DPPM / MTBF / FIT 率 |
| TPS3620-33MDGKREP | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | TPS3620-33MDGKREP | TPS3620-33MDGKREP |
| TPS3620-33MDGKTEP | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | TPS3620-33MDGKTEP | TPS3620-33MDGKTEP |
| V62/06670-03XE | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | V62/06670-03XE | V62/06670-03XE |
